

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/084,284	02/26/2002	Hyeon-Su An	8028-16 7098 (SPX200110019US)	
75	90 09/02/2004		EXAM	INER
Frank Chau			LUU, THANH X	
F.CHAU & AS	SOCIATES, LLP			
Suite 501			ART UNIT	PAPER NUMBER
1900 Hempstead Turnpike			2878	
East Meadow, NY 11554			DATE MAII ED: 00/02/200	4

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/084,284	AN, HYEON-SU				
Office Action Summary	Examiner	Art Unit)				
·	Thanh X Luu	2878				
The MAILING DATE of this communication app		<u> </u>				
Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	6(a). In no event, however, may a reply be ti within the statutory minimum of thirty (30) da ill apply and will expire SIX (6) MONTHS fron cause the application to become ABANDONI	mely filed ys will be considered timely. In the mailing date of this communication. ED (35 U.S.C. § 133).				
1) Responsive to communication(s) filed on 21 J	<u>une 2004</u> .					
2a)⊠ This action is FINAL . 2b)□ Thi	s action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. Disposition of Claims						
4) Claim(s) 1-8 and 10 is/are pending in the appli	cation.					
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-8 and 10</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examiner.						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) All b) Some ⁺ c) None of:						
1. Certified copies of the priority documents	s have been received.					
2. Certified copies of the priority documents	s have been received in Applicat	ion No				
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).						
a) ☐ The translation of the foreign language provisional application has been received. 15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.						
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) I.S. Patent and Trademark Office	5) 🔲 Notice of Informal	y (PTO-413) Paper No(s) Patent Application (PTO-152)				

Application/Control Number: 10/084,284

Art Unit: 2878

DETAILED ACTION

Page 2

This Office Action is in response to amendments and remarks filed June 21, 2004. Claims 1-8 and 10 are currently pending.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 7, 8 and 10 are rejected under 35 U.S.C. 102(b) as being anticipated by Tomoyoshi (Japanese Patent 10-318933, published December 4, 1998).

Regarding claims 7, 8 and 10, Tomoyoshi discloses (see Figs. 1 and 3) a multifunctional wafer aligner and method, comprising: a rotatable chuck (23), adapted to receive a semiconductor wafer (W); a wafer transfer unit (not shown), adapted to position the wafer upon the rotatable chuck; a sensor body (at 30), comprising: a position compensator (30); a luminous source (31, 51); and a wafer damage detector comprising an array of damage-detecting sensors (32a, 32b) to receive light emitted from the luminous source that is reflected off of the edge of the wafer; wherein the sensor body is disposed in relation to the rotatable chuck so as to receive an edge of the wafer within the position compensator. Tomoyoshi further discloses (see Fig. 3) a photodetector (52) disposed upon an opposing side of the luminous source, the photodetector adapted to receive light emitted by the luminous source, wherein the photodetector determines a position of the wafer. The device of Tomoyoshi is capable

Art Unit: 2878

of performing wafer centering.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tomoyoshi.

Regarding claims 1, 5 and 6, Tomoyoshi discloses (see Figs 1 and 3) a multi-functional wafer aligner, comprising: a multi-functional unit for performing a wafer damage detection; the unit comprising: a wafer rotator (23); an array of luminous emitters (31, 51) for emitting incident rays towards a wafer (W) disposed on the wafer rotator; and an array of damage-detecting sensors (32a, 32b) for receiving the incident rays reflected from the edges of the wafer to detect wafer damage; and a processor (40) for determining positions (with 52) based on a signal. Tomoyoshi also discloses (see Fig. 2) a first area (32a) in the array receives reflected rays when the wafer is not damaged and a second area (32b) in the array that receives reflected rays when the wafer is damaged. Tomoyoshi does not specifically disclose a flat zone alignment, wafer centering or an accumulated digital signal. However, it is notoriously well known in the art to center a wafer before rotating and detect a flat zone for alignment purposes. Further, it is well known that digital signals are more robust to noise than analog signals. Thus, it would have been obvious to a person of ordinary skill in the art at the time the

Art Unit: 2878

invention was made to provide an accumulated digital signal, provide flat zone alignment and center the wafer in the apparatus of Tomoyoshi to provide proper alignment for the wafer and to obtain improved operation through more noise resilient digital signals.

Regarding claims 2 and 3, Tomoyoshi discloses (see Fig. 3) a photo detecting sensor (52) for detecting the position of the wafer as claimed. Tomoyoshi does not specifically disclose an array of photodetectors. However, it is a matter of design choice to provide a plurality of detectors. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to provide an array of photo detecting sensors in the apparatus of Tomoyoshi to provide more precise position signals of the wafer for improved operation.

Regarding claim 4, Tomoyoshi discloses the claimed invention as set forth above. Tomoyoshi does not specifically disclose an alarm. However, it is notoriously well known in the art to create an alarm when a damage condition is present. Thus, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to provide an alarm in the apparatus of Tomoyoshi to alert a user of potential damage to a wafer and improve inspection.

Response to Arguments

5. Applicant's arguments filed June 21, 2004 have been fully considered but they are not persuasive.

Applicant asserts that Tomoyoshi does not disclose a position compensator *for* performing wafer centering. Examiner disagrees. The phrase "for performing wafer

centering" is functional language is adds no structure to the claim. For a prior art reference to read on functional language, it must be capable of performing such a function. As understood, the device of Tomoyoshi is capable of performing wafer centering since a position is detected and the wafer is moved.

Applicant also asserts that Tomoyoshi does not disclose performing position detection by examining light received by the photodetector. Examiner disagrees. Fig. 3 of Tomoyoshi clearly shows the position of the wafer being detected by examining light received by the photodetector. That is, if the wafer is not in proper position, light is still detected.

Applicant further asserts that it would not have been obvious to replace an analog detector with a digital processor. Examiner disagrees. It appears that Applicant has misunderstood Examiner's position. Examiner has clarified that it would have been obvious to replace analog processing with digital processing, not to replace the analog detector with a digital processor. All optical detection is analog. That is, the signal output by photodetectors are analog and are proportional with the light received. Examiner maintains that it would be obvious to convert the analog output of the photodetector into digital signals because of the robust nature of digital signals.

Thus, as set forth above, this rejection is proper.

Conclusion

6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE

Art Unit: 2878

MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thanh X Luu whose telephone number is (571) 272-2441. The examiner can normally be reached on M-F (6:30-4:00) First Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Porta can be reached on (571) 272-2444. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Thanh X Luu Primary Examiner Art Unit 2878